



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR  | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|-----------------------|---------------------|------------------|
| 10/040,023      | 01/03/2002  | Robert James Johnston | 042390.P3849        | 8863             |

7590

05/23/2003

Thomas S. Ferrill  
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP  
Seventh Floor  
12400 Wilshire Boulevard  
Los Angeles, CA 90025-1030

EXAMINER

SHINGLETON, MICHAEL B

| ART UNIT | PAPER NUMBER |
|----------|--------------|
|----------|--------------|

2817

DATE MAILED: 05/23/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

10-040,023

Applicant(s)

Johnston

Examiner

SHINGLETON

Group Art Unit

2817

—The MAILING DATE of this communication appears on the cover sheet beneath the correspondence address—

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE Two MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, such period shall, by default, expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- ☐ Responsive to communication(s) filed on \_\_\_\_\_
- ☐ This action is **FINAL**.
- ☒ Since this application is in condition for allowance except for formal matters, **prosecution as to the merits is closed** in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11; 453 O.G. 213.

## Disposition of Claims

- ☒ Claim(s) 1-19 and 24-26 is/are pending in the application.
- Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- ☒ Claim(s) 1-19 and 24-26 is/are allowed.
- ☐ Claim(s) \_\_\_\_\_ is/are rejected.
- ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- ☐ Claim(s) \_\_\_\_\_ are subject to restriction or election requirement

## Application Papers

- ☐ The proposed drawing correction, filed on \_\_\_\_\_ is ☐ approved ☐ disapproved.
- ☐ The drawing(s) filed on \_\_\_\_\_ is/are objected to by the Examiner
- ☐ The specification is objected to by the Examiner.
- ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. § 119 (a)-(d)

- ☐ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119 (a)-(d).
- ☐ All ☐ Some\* ☐ None of the:
  - ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_
  - ☐ Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a))

\*Certified copies not received: \_\_\_\_\_

## Attachment(s)

- ☒ Information Disclosure Statement(s), PTO-1449, Paper No(s). 2
- ☐ Interview Summary, PTO-413
- ☒ Notice of Reference(s) Cited, PTO-892
- ☐ Notice of Informal Patent Application, PTO-152
- ☐ Notice of Draftsperson's Patent Drawing Review, PTO-948
- ☐ Other \_\_\_\_\_

Office Action Summary

## DETAILED ACTION

### *Specification*

The disclosure is objected to because of the following informalities: On page 5 of the specification around line 15 thereof "the particular embodiment.." is in error (Note the use of two "periods".) and should be "the particular embodiment.". On page 9 of the specification around line 11 thereof "418and" is in error (Note that there is no space between "418" and "and".) and should be "418 and".

Appropriate correction is required.

### *Drawings*

Figure 1 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the pre-driver amplifier coupled between the capacitor and the first driver amplifier must be shown or the feature(s) canceled from the claim(s). Note that the only embodiment that shows the use of two current mirrors appears in Figure 6 and this does not show the pre-driver amplifier "PREDRV" between the capacitor (C1) and the first driver (404) amplifier. No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

The drawings are objected to because the specification describes Figure 4 as "an embodiment of a transistor level schematic diagram of the circuit shown in figure 3" and it appears to the examiner that

Art Unit: 2817

Figure 4 does not show a transistor level schematic diagram of the circuit shown in Figure 3. In particular the amplifier 306 does not correspond to anything in Figure 4. In addition the term "SUM" is applied between the non-inverting terminal of the amplifier 306 and a node where there are four lines connected thereto and none of these four lines are directly connected to the capacitor "C1" in Figure 3, yet the element "SUM" in Figure 4 is not connected between a non-inverting terminal of an amplifier and a node where there are four lines directly connected therewith and none of these four lines are directly connected to the capacitor "C1". In fact the line "SUM" in Figure 4 is directly connected to the capacitor "C1" which is not the case in Figure 3 of the instant invention. In addition note that "I<sub>in</sub>" of Figure 3 does not correspond to anything in Figure 4. The terminal "VREF" of Figure 3 does not correspond to anything in Figure 4. Likewise CBIAS N, CBIAS P, NBIAS2 and NBIAS1 do not correspond to anything in Figure 3. Similarly, "I<sub>cap</sub>" from element "SUM" is directly applied to capacitor C1 in Figure 3 but in Figure 4 there is an intervening node that is directly connected to elements 416 and 412. Still further Figure 4 is objected to for the terminology I<sub>cap</sub> is used in two places and these two places do not represent the same thing (See MPEP 608.01(o)). It likewise is unclear where the current sources 310 and 312 appear in Figure 4. A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Schade, Jr shows a common use for current mirror circuits. Koyama et al. JP 404213210 shows the use of a current mirror in a differential amplifier that employs a buffer. Hill shows the use of a current mirror in combination with a buffer circuit.

Claims 1-19 and 24-26 are allowed. The prior art fails to teach or suggest the use of a current mirror in the feedback loop that has a capacitance connected in series therewith such that the rate of change is modified without increasing the series connected capacitance.

Art Unit: 2817


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael B. Shingleton whose telephone number is 703-308-4903. The examiner can normally be reached on Monday-Thursday from 8:30 to 4:30. The examiner can also be reached on alternate Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal, can be reached on (703) 308-4909. The fax phone number for the organization where this application or proceeding is assigned is 703-308-7722.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

MBS

May 14, 2003

  
MICHAEL B. SHINGLETON  
PRIMARY EXAMINER  
GROUP 1 PART I UNIT 2817